Staff ASIC Development Engineer
Location: Bangalore India
Req ID: JR-0000040932
We deliver the possibilities of data. YOU define what’s possible.
Responsible for providing technical leadership in the defining full chip Memory BIST and DFT methodology.
Responsibilities will include complete ownership of full chip MBIST and DFT implementation flow, development, delivery and debug of test patterns.
Additional responsibilities include proactively working with EDA vendors to assess best in class tools / capability and benchmark them to drive compelling adoption arguments.
He / She will also drive IP integration strategies that ensure quality ASICs and avoid schedule surprises.
The individual will influence and shape SanDisk’s next generation Design-for-Test implementation capability to meet the demands of the ASIC design road map.
The individual will provide technical coaching and mentoring to junior team members and ensure the continued growth and success of the team.
Ability to work with minimal supervision and drive to exceed expectations is a plus.
This position requires a Master’s Degree in Electrical Engineering or Computer Science with a minimum of 4 to 6 years of direct experience in Memory BIST / DFT with emphasis on full chip ownership.
Proficiency in Synopsys and MentorGraphics Test flows experience in PERL/TCL/Shell scripting is a must.
The individual must have proven hands on experience leading the tape out of multiple low power hierarchical and flat ASICs at 65nm/40nm/28 nm designs.
Expertise in DFT Compiler, Tetramax and Tessent is a MUST.
Experience with synthesis is a plus.
Good verbal and written communication skills are required.
ABOUT WESTERN DIGITAL
Western Digital Corporation is the world’s largest data storage company with a leading portfolio of HGST, SanDisk, G-Technology and WD brands covering flash and disk-based solutions. Deployed by the largest and most prominent organizations worldwide, Western Digital solutions are everywhere, touching lives and enabling great value from the data they possess.