General Description: In this position, the individual will participate in the logic design and verification of NAND Flash memory products. Responsibilities include: RTL and Gate level simulation/verification. Development of test bench using Verilog/SystemVerilog. Development of behavioral models with object oriented language in C++/SystemC. Evaluation and support of digital simulation tools/flows on design methodology. Development of assertions in SystemVerilog.